Bitstream Compression with Partial Reconfiguration

Benjamin Sellers¹, Jonathan Heiner¹, Michael Wirthlin¹, Jeff Kalb²

> Brigham Young University¹ Sandia National Laboratories²

Sponsored by National Nuclear Security Administration Office of Nonproliferation Research and Development, NA-22


MAPLD 2008





Increasing FPGA Configuration Size


As FPGA density continues to increase, configuration bitstream sizes will continue to grow at the same rate





Current Techniques

- Require on-board decompression
- Affected by size of the design




Techniques studied showed compression ratios of 1.32 to 7.00




Goal

- Reduce the amount of configuration data that must be stored in non-volatile memory
- Eliminate the need for decompression circuitry






- 1. Break up design into two components
 - Static region configured at initialization
 - Dynamic region configured after initialization through partial reconfiguration




MAPLD 2008

2. Compress and store static design in radiationhardened memory




MAPLD 2008

3. Load static design from memory into FPGA




MAPLD 2008


4. Create larger, more complete designs by partially reconfiguring FPGA to add complex functionality



MAPLD 2008









Identify unused logic






Remove unused logic and old command sequence

MAPLD 2008



Add new write command sequences





Compressed Bitstream




Bitstream Parser

BYU - Bitstream Manipulator		
F:\Keepers\Bit Manipulator\Architecture Files	Browse	v4lx25.xml 💌
F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_full.bit	Browse	Load Initial Bit File
Please enter the operational bit file path.	Browse	Perform Operation
F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_condensed.bit	Browse	
rate .bit Type of Operation to Perform XOR .xml Clear		
rary		
Distream (.bit)		Generate Full Generate Condensed
		Generate Partial Generate BRAM
	F:\Keepers\Bit Manipulator\Architecture Files F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_full.bit Please enter the operational bit file path. F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_condensed.bit ate	F:\Keepers\Bit Manipulator\Architecture Files Browse F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_full.bit Browse Please enter the operational bit file path. Browse F:\Keepers\XModem Demo\XModem Demo v3.0\BIT\empty_condensed.bit Browse ate ().bit Type of Operation to Perform () XOR .xml Overwrite Clear


MAPLD 2008

Bitstream Compression Flow



MAPLD 2008

Demonstration Design



- Small initial design
 - □ 262/10752 Slices (2%)


UART

- Receives bitstream data
- PicoBlaze
 - Xmodem protocol
- FIFO
 - Stores received data until CRC can be performed
- ICAP
 - Performs partial reconfiguration
- Bus Macros
 - Restrict routing between the static and partial regions

Brigham Young University

MAPLD 2008

Demonstration Design




PR Modules

- "Empty"
- LED counter
- MicroBlaze OLED display controller


ALU


MAPLD 2008



MAPLD 2008

MicroBlaze vs. "Empty"






MAPLD 2008

Virtex-4 Device Comparison

Configuration File Sizes (Kbytes)




Design Challenges

- Minimizing static logic

 Placement considerations
 Timing constraints

 Partial reconfiguration

 PRR placement
 Bus macros
- BRAM initialization
 - MicroBlaze support
 - Requires additional bitstream manipulation



Conclusion

- Built partial reconfiguration design with an initial communication circuit
- Compressed initial bitstream by 89.7% for a V4 LX25 using new technique
- Successfully configured partial region through the static design with a remotely received bitstream

